

HT48R70A-1/HT48C70-1 8-Bit I/O Type MCU

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 56 bidirectional I/O lines (max.)
- 1 interrupt input
- 2×16-bit programmable timer/event counter and overflow interrupts
- On-chip RC oscillator, external crystal and RC oscillator
- 32768Hz crystal oscillator for timing purposes only
- Watchdog Timer


- 8192×16 program memory ROM
- 224×8 data memory RAM
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock at $V_{\text{DD}}\text{=}5\text{V}$
- Bit manipulation instruction
- 16-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
- 48-pin SSOP, 64-pin QFP package

General Description

The HT48R70A-1/HT48C70-1 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The mask version HT48C70-1 is fully pin and functionally compatible with the OTP version HT48R70A-1 device. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment


	,	
PB5 🗖 1	48 🗖 РВ6	P P P P P P P P P P P P P P P P P P P
РВ4 🗖 2	47 🗖 РВ7	××× G G G G B B B X × × × & G G G V 4 5 6 7 4 5 6 □□□□□□□□□□□□□□□□
РАЗ 🗖 З	46 🗆 PA4	
PA2 🗖 4	45 🗆 PA5	PA1 □ 1 ● 51 □ PA7
PA1 🗖 5	44 🗖 PA6	PA0 2 50 PF0
PA0 🗖 6	43 🗆 PA7	PE7 3 49 PF1
РВЗ 🗖 7	42 🗆 PF0	PE6 4 48 PF2
РВ2 🗖 8	41 🗖 PF1	PE5 5 47 PF3
РВ1 🗖 9	40 🗆 PF2	PE4 6 46 OSC2
РВ0 🗖 10	39 🗆 PF3	PB3 7 45 OSC1
PE3 🗖 11	38 🗆 OSC2	PB2 8 44 PF4
PE2 🗖 12	37 🗆 OSC1	PB1 9 HT48R70A-1/HT48C70-1 43 PF5
PE1 🗖 13	36 🗆 VDD	
PE0 🗖 14	35 🗆 RES	
PD7 🗖 15	34 🗆 TMR1	
PD6 🗖 16	33 🗆 PD3	PE1 13 39 RES
PD5 🗖 17	32 🗖 PD2	PE0 14 38 TMR1
PD4 🗖 18	31 🗖 PD1	PD7 15 37 PD3
VSS 🗖 19	30 🗖 PD0	PD6 16 36 PD2
	29 🗆 PC7	PD5 17 35 PD1
TMR0 🗖 21	28 🗆 PC6	
PC0 🗖 22	27 🗖 PC5	VSS 19 33 PC7 20 21 22 23 24 25 26 27 28 29 30 31 32
PC1 🗆 23	26 🗆 PC4	
PC2 🗖 24	25 🗆 PC3	NT R00
HT48R70A-1	/HT48C70-1	" R 0 4 0 0 1 0 0 4 0 6 0

- 48 SSOP-A



Pad Assignment

HT48C70-1



* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Description

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Wake-up Pull-high* CMOS or Schmitt Input	Bidirectional 8-bit input/output ports Each bit can be configured as a wake-up input by options. Software instruc- tions determine the CMOS output or Schmitt trigger or CMOS input with or with- out pull high resistor (by options).
PB0~PB7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
VSS	—	_	Negative power supply, ground
ĪNT	I		External interrupt Schmitt trigger without pull high resistor Edge trigger is activated during high to low transition.
TMR0	Ι	—	Schmitt trigger input for Timer/Event Counter 0
TMR1	I	—	Schmitt trigger input for Timer/Event Counter 1
PC0~PC7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
RES	I		Schmitt trigger reset input, active low
VDD	_		Positive power supply
OSC1 OSC2	1 0	Crystal or RC or RTC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. These two pins also can be optioned as an RTC oscillator (32768Hz). In this case, the system clock comes from an internal RC oscillator whose fre- quency has 4 options (3.2MHz, 1.6MHz, 800kHz, 400kHz)
PD0~PD7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PE0~PE7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PF0~PF7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PG0~PG7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).

Note: * The pull-high resistors of each I/O port (PA, PB, PC, PD, PE, PF, PG) are controlled by an option.

CMOS or Schmitt trigger option of port A is controlled by an option.

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature	.–50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	i arameter		Conditions	WIIII.	Тур.	Wax.	Unit
\/			f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V
I	Operating Current (Crustel OSC)	3V	No load, f _{SYS} =4MHz	—	0.6	1.5	mA
I _{DD1}	Operating Current (Crystal OSC)	5V	NO IOAU, ISYS-410112	_	2	4	mA
1		3V	No lood f -4MHz	—	0.8	1.5	mA
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz		2.5	4	mA
I _{DD3}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =8MHz	—	3	5	mA
I	Standby Current (WDT Enchlad DTC Off)	3V	No load austam LIALT	_	_	5	μA
I _{STB1}	Standby Current (WDT Enabled RTC Off)	5V	No load, system HALT	_	_	10	μA
1	Standby Current (WDT Disabled RTC Off)	3V		—	_	1	μA
I _{STB2}		5V	No load, system HALT	—	_	2	μA
	Standby Current (MDT Disabled BTC On)	3V		—	_	5	μA
I _{STB3}	Standby Current (WDT Disabled, RTC On)		No load, system HALT	_	_	10	μA
V _{IL1}	Input Low Voltage for I/O Ports			0	_	$0.3V_{DD}$	V
V _{IH1}	Input High Voltage for I/O Ports			$0.7V_{DD}$	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)			0	_	$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (RES)			0.9V _{DD}	_	V _{DD}	V
V _{LVR}	Low Voltage Reset		LVR enabled	2.7	3.0	3.3	V
1	1/0 Dort Sink Current	3V	V _{OL} =0.1V _{DD}	4	8	_	mA
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA
1	I/O Dort Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
I _{ОН}	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA
D		3V		40	60	80	kΩ
R _{PH}	Pull-high Resistance			10	30	50	kΩ



A.C. Characteristics

Ta=25°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max	Unit
Symbol	Parameter	V _{DD}	Conditions	win.	Тур.	Max.	Unit
£	Sustan Clask (Crustel OSO)	_	2.2V~5.5V	400	_	4000	kHz
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz
£	Sustan Clask (DC 000)	_	2.2V~5.5V	400		4000	kHz
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz
			3.2MHz	1800	_	5400	kHz
£	System Clock (Internal RC OSC)		1.6MHz	900		2700	kHz
f _{SYS3}		5V	800kHz	450		1350	kHz
			400kHz	225	_	675	kHz
£		_	2.2V~5.5V	0	_	4000	kHz
f _{TIMER}	Timer I/P Frequency (TMR)	_	3.3V~5.5V	0	_	8000	kHz
1		3V		45	90	180	μs
twdtosc	Watchdog Oscillator Period	5V		32	65	130	μs
+	Wetchdow Times and Davied (WDT OCC)	3V		11	23	46	ms
t _{WDT1}	Watchdog Time-out Period (WDT OSC)	5V	Without WDT prescaler	8	17	33	ms
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler		1024		t _{SYS}
t _{WDT3}	Watchdog Time-out Period (RTC OSC)	_	Without WDT prescaler	_	7.812	_	ms
t _{RES}	External Reset Low Pulse Width	_		1			μs
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024		t _{SYS}
t _{INT}	Interrupt Pulse Width	_		1			μs



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Mode		Program Counter											
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip							PC+2						
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution flow

Program counter

Note: *12~*0: Program counter bits #12~#0: Instruction code bits S12~S0: Stack register bits

@7~@0: PCL bits



HT48R70A-1/HT48C70-1

Program Memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ interrupt pin is activated, the interrupt enabled and the stack is not full, the program begins execution at location 004H.

Location 008H


This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main





routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

P12~P8: Current program counter bits

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 16 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the

Instruction		Table Location											
Instruction	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: *12~*0: Table location bits

^{@7~@0:} Table pointer bits



contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 16 return addresses are stored).

Data Memory - RAM

The data memory is designed with 255×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (224×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H, R1;02H), timer/event 0 higher order byte register (TMR0H;0CH), Timer/Event Counter 0 lower order byte register (TMR0L; 0DH) Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 higher order byte register (TMR1H;0FH), Timer/Event Counter 1 lower order byte register (TMR1L;10H), Timer/Event Counter 1 control register (TMR1C;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC;05H), table pointer (TBLP:07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH, PF;1CH, PG;1EH) and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH, PFC;1DH, PGC;1FH). The general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write op-

Indirect Addressing Register 0 00H 01H MP0 02H Indirect Addressing Register 1 MP1 03H 04H ACC 05H PCL 06H TBLP 07H TBLH 08H 09H WDTS STATUS 0AH 0BH INTC TMR0H 0CH Special Purpose 0DH TMR0L DATA MEMORY 0EH TMR0C 0FH TMR1H 10H TMR1L 11H TMR1C 12H PA 13H PAC 14H PB 15H PBC 16H PC 17H PCC 18H PD 19H PDC 1AH PE : Unused 1BH PEC Read as "00" 1CH PF 1DH PFC 1EH PG 1FH PGC 20H General Purpose DATA MEMORY (224 Bytes) FFH

RAM mapping

eration of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer registers (MP0 and MP1) are 8-bit registers.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the \overline{INT} and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by system power-up or executing the "CLR WDT" instruction. PD is set by execut- ing the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or HALT instruction. TO is set by a WDT time-out.
_	6, 7	Unused bit, read as "0"

Status register



HT48R70A-1/HT48C70-1

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
	2	ET0I	Controls the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)
INTC	3	ET1I	Controls the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	T0F	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
	6	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)
	7		Unused bit, read as "0"

INTC register

08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The internal timer/even counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F;bit 6 of INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter 0 Overflow	2	08H
с	Timer/Event Counter 1 Overflow	3	0CH


The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F), external interrupt request flag (EIF), enable Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ET0I and ET1I are used to control the enabling or disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. In-

terrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 3 oscillator circuits in the microcontroller.





All of them are designed for system clocks, namely the external RC oscillator, the external Crystal oscillator and the internal RC oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a



frequency reference, but two external capacitors in OSC1 and OSC2 are required. If the internal RC oscillator is used, the OSC1 and OSC2 can be selected as 32768Hz crystal oscillator (RTC OSC). Also, the frequencies of the internal RC oscillator can be 3.2MHz, 1.6MHz, 800kHz and 400kHz (depends on the options).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately 65μ s/5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), RTC clock or instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation. The RTC clock is enabled only in the internal RC+RTC mode.

Once the internal WDT oscillator (RC oscillator with a period of 65us/5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s/5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for users defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) or 32kHz crystal oscillator (RTC OSC) is strongly recommended, since the HALT will stop the system clock.

HT48R70A-1/HT48C70-1

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS register


The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option -"CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset



Watchdog Timer



causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions				
0	0	RES reset during power-up				
u	u	RES reset during normal operation				
0	1	RES wake-up HALT				
1	u	WDT time-out during normal operation				
1	1	WDT wake-up HALT				

Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state.



Reset configuration

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*	
TMR0H	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	սսսս սսսս	
TMR0L	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน	
TMR0C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	սսսս սսսս	
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	սսսս սսսս	
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u	
Program Counter	000H	000H	000H	000H	000H	
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	นนนน นนนน	
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս	
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս	
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս	
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	սսսս սսսս	սսսս սսսս	
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu	
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu	
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս	
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
РВ	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PBC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PCC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PEC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս	
PF	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PFC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PG	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	
PGC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน	

The states of the registers is summarized in the table.

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"



Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4 or RTC.

The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4 or RTC.

Using the internal clock sources, there are 2 reference time-bases for Timer/Event Counter 0. The internal clock source can be selected as coming from f_{TID} (can always be optioned) or f_{RTC} (enabled only system oscillator in the Int. RC+RTC mode) by options.

Using the internal clock sources, there are 2 reference time-bases for Timer/Event Counter 1. The internal clock source can be selected as coming from $f_{SYS}/4$ (can always be optioned) or f_{RTC} (enable only the system oscillator in the Int. RC+RTC mode) by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are 3 registers related to the Timer/Event Counter 0;TMR0H ([0CH]), TMR0L ([0DH]), TMR0C ([0EH]). Writing TMR0L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR0H will transfer the specified data and the contents of the lower-order byte buffer to TMR0H and TMR0L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR0H operations. Reading TMR0H will latch the contents of TMR0H and TMR0L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR0L will read the contents of the lower-order byte buffer. The TMR0C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

There are 3 registers related to Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the

Label (TMR0C)	Bits	Function
	0~2	Unused bit, read as "0"
ТЕ	3	To define the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)
TON	4	To enable or disable timer 0 counting (0=disabled; 1=enabled)
	5	Unused bit, read as "0"
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR0C register

Label (TMR1C)	Bits	Function
	0~2	Unused bit, read as "0"
ТЕ	3	To define the TMR1 active edge of Timer/Event Counter 1 (0=active on low to high; 1=active on high to low)
TON	4	To enable or disable timer 1 counting (0=disabled; 1=enabled)
_	5	Unused bit, read as "0"
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C register



lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.


The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock or RTC clock (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the instruction clock or RTC clock (Timer0/Timer1).


In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the TON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other

words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.





Timer/Event Counter 1



Input/Output Ports

There are 56 bidirectional input/output lines in the microcontroller, labeled from PA to PG, which are mapped to the data memory of [12H], [14H], [16H], [18H], [1AH], [1CH] and [1EH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC, PFC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.


For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H, 1BH, 1DH and 1FH.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There is a pull-high option available for all I/O lines (port option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.






Low Voltage Reset - LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage $(0.9V \sim V_{LVR})$ has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.

Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.


No.	Options
1	WDT clock source: WDT oscillator or $f_{\mbox{SYS}}/4$ or RTC oscillator or disable
2	CLRWDT instructions: 1 or 2 instructions
3	Timer/Event Counter 0 clock sources: f _{SYS} /4 or RTCOSC
4	Timer/Event Counter 1 clock sources: f _{SYS} /4 or RTCOSC
5	PA bit wake-up enable or disable
6	PA CMOS or Schmitt input
7	PA, PB, PC, PD, PE, PF, PG pull-high enable or disable (By port)
8	System oscillator Ext. RC, Ext. crystal, Int. RC+RTC
9	Int. RC frequency selection 3.2MHz, 1.6MHz, 800kHz or 400kHz
10	LVR enable or disable




Application Circuits

RC Oscillator for Multiple I/O Applications


Crystal or Ceramic Resonator for Multiple I/O Applications





Note: C1=C2=300pF if f_{SYS}<1MHz Otherwise, C1=C2=0

Internal RC Oscillator with RTC for Multiple I/O Applications



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m] Logic Operati	Decimal adjust ACC for addition with result in data memory		С
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory	1 1 1 1 ⁽¹⁾	Z Z Z Z
ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1 1 ⁽¹⁾	Z Z Z Z Z Z
Increment & E		1	۷
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		1	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - $\sqrt{}$: Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m]	Add dat	a memo	ory and	carry to	the acc	cumulat	tor	
Description	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.							
Operation	$ACC \leftarrow ACC+[m]+C$							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
			_		\checkmark	\checkmark	\checkmark	\checkmark
ADCM A,[m]	Add the	accumu	ulator a	nd carry	/ to data	a memo	ory	
Description	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the specified data memory.							
Operation	[m] ← A	CC+[m]	+C					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	\checkmark	\checkmark	\checkmark	\checkmark
DD A,[m]	Add dat	a memo	ory to th	e accur	nulator			
Description	The cor stored in		•		lata me	mory a	nd the a	ccumu
Operation	ACC \leftarrow	ACC+[r	n]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_				\checkmark	\checkmark	\checkmark	
ADD A,x	Add imr	nediate	data to	the acc	umulate	or		
Description	The cor		the acc	umulate	or and th	ne spec	ified dat	a are a
	accumu	lator.						
Operation	accumu ACC ←							
						·		
			то	PD	OV	Z	AC	С
	ACC ←	ACC+x		PD	OV √	-		
Affected flag(s)	ACC ←	ACC+x TC1	T0 —		\checkmark	Z √	AC	С
Affected flag(s) Affected flag(s)	ACC ←	ACC+x TC1 accumu	TO — ulator to	the da	√ ta mem	Z √ ory	AC √	C V
Affected flag(s) ADDM A,[m] Description	ACC ← TC2 — Add the The cor	ACC+x TC1 accumu accumu atents of n the da	TO — ulator to the spo ta mem	the da	√ ta mem	Z √ ory	AC √	C V
Affected flag(s) ADDM A,[m] Description Operation	ACC ← TC2 Add the The cor stored in	ACC+x TC1 accumu accumu atents of n the da	TO — ulator to the spo ta mem	the da	√ ta mem	Z √ ory	AC √	C V
Operation Affected flag(s) ADDM A,[m] Description Operation Affected flag(s)	ACC ← TC2 Add the The cor stored in	ACC+x TC1 accumu accumu atents of n the da	TO — ulator to the spo ta mem	the da	√ ta mem	Z √ ory	AC √	C V



AND A,[m]	Logical AND accumulator with data memory Data in the accumulator and the specified data memory perform a bitwise logical AND						
Description	eration. The result is stored in the accumulator.						
Operation	ACC ← ACC ″AND″ [m]						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
AND A,x	Logical AND immediate data to the accumulator						
Description	Data in the accumulator and the specified data perform a bit						
	The result is stored in the accumulator.						
Operation	$ACC \leftarrow ACC "AND" x$						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
ANDM A,[m]	Logical AND data memory with the accumulator						
Description	Data in the specified data memory and the accumulator perfo						
	eration. The result is stored in the data memory.						
Operation	[m] ← ACC "AND" [m]						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
CALL addr	Subroutine call						
Description	The instruction unconditionally calls a subroutine located a						
	program counter increments once to obtain the address of the						
	this onto the stack. The indicated address is then loaded. F with the instruction at this address.						
Operation	Stack \leftarrow PC+1						
oporation	$PC \leftarrow addr$						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
CLR [m]	Clear data memory						
Description	The contents of the specified data memory are cleared to 0.						
Operation	[m] ← 00H						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						



CLR [m].i	Clear bit of data memory						
Description	The bit i of the specified data memory is cleared to 0.						
Operation	[m].i ← 0						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
CLR WDT	Clear Watchdog Timer						
Description	The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) cleared.						
Operation	WDT \leftarrow 00H PD and TO \leftarrow 0						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
CLR WDT1	Preclear Watchdog Timer						
Description	Preclear Watchdog Timer Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only exec						
Description	this instruction without the other preclear instruction just sets the indicated flag where this instruction has been executed and the TO and PD flags remain unchanged and the total sets the indicated flag where the indicated						
Operation	WDT \leftarrow 00H* PD and TO \leftarrow 0*						
Affected flag(s)							
Affected flag(s)	TC2 TC1 TO PD OV Z AC C						
Affected flag(s)	TC2 TC1 TO PD OV Z AC C — — 0* 0* — — — —						
Affected flag(s)							
Affected flag(s)							
CLR WDT2 Description							
CLR WDT2							
CLR WDT2 Description	$\begin{tabular}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $						
CLR WDT2 Description Operation	$\begin{tabular}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $						
CLR WDT2 Description Operation	$ 0^*$ 0^* $ -$ Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exec this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged. WDT \leftarrow 00H* PD and TO \leftarrow 0*						
CLR WDT2 Description Operation Affected flag(s)	Image: constraint of the second structure 0^* 0^* $ -$ Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exect this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged.WDT \leftarrow 00H*PD and TO \leftarrow 0*TC2TC1TOPDOVZACC0*0*						
CLR WDT2 Description Operation Affected flag(s)	Image: constraint of the second state 0^* 0^* $ -$ <th< td=""></th<>						
CLR WDT2 Description Operation Affected flag(s)	Image: constraint of the second structure 0^* 0^* $ -$ Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exect this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged.WDT \leftarrow 00H*PD and TO \leftarrow 0*TC2TC1TOPDOVZACC0*0*						
CLR WDT2 Description Operation Affected flag(s)	Image: construction of the specified data memory O^* O^* O^* O^* O^* Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exect this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged.WDT \leftarrow 00H*PD and TO \leftarrow 0*TC2TC1TOPDOVZACCImage: construction of the specified data memoryEach bit of the specified data memory is logically complemented (1's complemented value of the specified data nemory the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory the construction of the specified data memory to the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified value of the specifie						
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	Image: construction of the specified data memory 0^* $ -$ Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exect this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged.WDT \leftarrow 00H*PD and TO \leftarrow 0*TC2TC1TOPDOVZACC $ -$						
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	Image: construction of the specified data memory O^* O^* O^* O^* O^* Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PD and TO are also cleared. Only exect this instruction without the other preclear instruction, sets the indicated flag which this instruction has been executed and the TO and PD flags remain unchanged.WDT \leftarrow 00H*PD and TO \leftarrow 0*TC2TC1TOPDOVZACCImage: construction of the specified data memoryEach bit of the specified data memory is logically complemented (1's complemented value of the specified data nemory the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory the construction of the specified data memory to the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory the construction of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified data memory is logically complemented (1's complemented value of the specified value of the specifie						



CPLA [m]	Complement of	lata mer	norv an	d place	result ir	n the ac	cumulai	tor
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.							
Operation	$ACC \leftarrow [\overline{m}]$							
Affected flag(s)								_
	TC2 TC1	то	PD	OV	Z	AC	С	
		_	_	—	V	—	_	
DAA [m]	Decimal-Adjus	t accum	ulator fo	or additi	on			
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.							he BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored
Operation	If ACC.3~ACC then [m].3~[m] else [m].3~[m] and If ACC.7~ACC then [m].7~[m] else [m].7~[m]	.0 ← (A) .0 ← (A) .4+AC1 .4 ← AC	CC.3~A CC.3~A >9 or C CC.7~A	CC.0), / =1 CC.4+6	4C1=0 +AC1,C	=1		
Affected flag(s)					·			
	TC2 TC1	то	PD	OV	Z	AC	С	
		_	_	_	_	_	\checkmark	-
DEC [m]	Decrement da	ta memo	ory					
Description	Data in the sp	ecified d	ata mer	nory is	decrem	ented b	y 1.	
Operation	[m] ← [m]–1							
Affected flag(s)								1
	TC2 TC1	то	PD	OV	Z	AC	С	
		_	_	—	\checkmark	—	_	
	Description							
DECA [m]	Decrement da							
Description	tor. The conter			•				ng the result in the accumula-
Operation	ACC ← [m]−1							
Affected flag(s)								
	TC2 TC1	то	PD	OV	Z	AC	С	
			_	_	\checkmark	_	_	
	<u> </u>			•	•	•		_



HALT	Enter power down mode							
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.							
Operation	$PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
INC [m]	Increment data memory							
Description	Data in the specified data memory is incremented by 1							
Operation	[m] ← [m]+1							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
INCA [m]	Increment data memory and place result in the accumulator							
Description	Data in the specified data memory is incremented by 1, leaving the result in the accumula-							
Operation	tor. The contents of the data memory remain unchanged.							
Operation	ACC ← [m]+1							
Affected flag(s)	TC2 TC1 TO PD OV Z AC C							
JMP addr	Directly jump							
Description	The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.							
Operation	PC ←addr							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
MOV A,[m]	Move data memory to the accumulator							
Description	The contents of the specified data memory are copied to the accumulator.							
Operation	$ACC \leftarrow [m]$							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							



DescriptionThe 8-bit data specified by the code is loaded into the accumOperationACC $\leftarrow x$ Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $ -$ MOV [m],A Move the accumulator to data memory	MOV A,x	Movo ir	nmodia	to data i	to the a	coumula	tor			
Operation ACC $\leftarrow x$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C C}{\Box \Box \Box \Box \Box \Box \Box \Box \Box \Box $								t into the	e accur	
Affected flag(s) $\hline \hline C2 & TC1 & TO & PD & OV & Z & AC & C & C & C & C & C & C & C & C & $	·									
Image: triangle in the image: triang										
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $		TC2	TC1	то	PD	OV	Z	AC	С	
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{ $			_			_				
memories). (m) \leftarrow ACC Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}$ Image: transmission of transmissicon of transmission of transmission of transmissicon of	MOV [m],A	Move th	ne accui	mulator	to data	memor	y			
Affected flag(s) $\hline TC2 TC1 TO PD OV Z AC C \\ \hline - & - & - & - & - & - & - & - & - & -$	Description	The contents of the accumulator are copied to the specified data memory (one of the memories).								
TC2TC1TOPDOVZACC $ -$	Operation	[m] ←A	СС							
NOP No operation Description No operation is performed. Execution continues with the new Operation PC \leftarrow PC+1 Affected flag(s) $TC2$ TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2$ TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation. The result is stored in the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2$ TC1 TO PD OV Z AC C ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operat	Affected flag(s)									
DescriptionNo operation is performed. Execution continues with the new OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $- - - - - - - - - - $		TC2	TC1	то	PD	OV	Z	AC	С	
DescriptionNo operation is performed. Execution continues with the new OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $- - - - - - - - - - $						—				
Operation $PC \leftarrow PC+1$ Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} \overrightarrow{Ims} Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} \overrightarrow{AIS} Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{ORM} $\overrightarrow{A[m]}$ Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation $[m] \leftarrow ACC$ "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{AC} \overrightarrow{OR} \overrightarrow{AF} \overrightarrow{AC} \overrightarrow{AC} \overrightarrow{OR} \overrightarrow{AF} <td>NOP</td> <td>No ope</td> <td>ration</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	NOP	No ope	ration							
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation. ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $OPeration$ $ACC \leftarrow ACC$ "OR" [m] $Affected$ flag(s) $TC2$ $TC1$ TO PD OV Z AC C OR A,x Logical OR immediate data to the accumulator $Description$ Data in the accumulator and the specified data perform a b $The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C OPeration ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C ORM A,[m] Logical OR dat$	Description	No ope	ration is	perforr	ned. Ex	ecution	continu	ies with	the nex	
TC2TC1TOPDOVZACC $ -$ OR A,[m]Logical OR accumulator with data memoryData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in toOperationACC \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$PC \leftarrow F$	PC+1							
OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data ORM A,[m] Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	Affected flag(s)									
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{\text{TC2} \ \text{TC1} \ \text{TO} \ \text{PD} \ \text{OV} \ \text{Z} \ \text{AC} \ \text{C} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		TC2	TC1	то	PD	OV	Z	AC	С	
DescriptionData in the accumulator and the specified data memory (our form a bitwise logical_OR operation. The result is stored in to ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} PDOVZACC $ -$ OR A,xLogical OR immediate data to the accumulatorData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} PDOVZACC $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ TOPDOVZAC $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ TOPDOVZACC		_				—	—		—	
form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{V} $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{V} \overrightarrow{AC} \overrightarrow{C}	OR A,[m]	Logical	OR acc	umulate	or with o	data me	mory			
Operation ACC \leftarrow ACC "OR" [m] Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $ -$ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} ORM A,[m] Logical OR data memory with the accumulator \overline{ORM} \overline{AC} \overline{C} Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data $\overline{OPeration}$ \overline{Im} I	Description									
Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \ $	Operation						ne res			
TC2TC1TOPDOVZACC $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC			100							
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C	,	TC2	TC1	то	PD	OV	Z	AC	С	
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C		_								
Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z ACC C ORM A,[m] Logical OR data memory with the accumulator Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C										
The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2 TC1 TO PD OV Z AC C$ $ \vee$ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	OR A,x	0								
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC$ "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Description					•		ata perfo	orm a b	
TC2TC1TOPDOVZACC $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	ACC ←	ACC "(OR″ x						
— — — ✓ — — ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	Affected flag(s)									
ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ← ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		TC2	TC1	то	PD	OV	Z	AC	С	
Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		_					\checkmark			
bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	ORM A,[m]	Logical	OR dat	a memo	ory with	the acc	umulate	or		
Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	Description	Data in	the da	ta mem	iory (on	e of the	e data	memorie	es) and	
Affected flag(s)		bitwise	logical_	OR ope	eration.	The res	ult is st	ored in t	he data	
TC2 TC1 TO PD OV Z AC C	•	[m] ←A	CC "OF	R" [m]						
	Affected flag(s)									
		TC2	TC1	то	PD	OV		AC	С	
					—	—	\checkmark			



RET	Return from subroutine								
Description	The program counter is restored from the stack. This is a 2-0								
Operation	PC ← Stack								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
RET A,x	Return and place immediate data in the accumulator								
Description	The program counter is restored from the stack and the accur								
	fied 8-bit immediate data.								
Operation	PC ← Stack								
Affected flog(a)	$ACC \leftarrow x$								
Affected flag(s)	TC2 TC1 TO PD OV Z AC C								
RETI	Return from interrupt								
Description	The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.								
Operation	$PC \leftarrow Stack$								
	EMI ← 1								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
RL [m]	Rotate data memory left								
Description	The contents of the specified data memory are rotated 1 bit let								
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$								
	[m].0 ← [m].7								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
RLA [m]	Rotate data memory left and place result in the accumulator								
Description	Data in the specified data memory is rotated 1 bit left with bit 7								
	rotated result in the accumulator. The contents of the data m								
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)								
	ACC.0 ← [m].7								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								



RLC [m]	Rotate data memory left through carry							
Description	The contents of the specified data memory and the carry flag							
	places the carry bit; the original carry flag is rotated into the							
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$							
	[m].0 ← C C ← [m].7							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
RLCA [m]	Rotate left through carry and place result in the accumulator							
Description	Data in the specified data memory and the carry flag are rotate							
	carry bit and the original carry flag is rotated into bit 0 position in the accumulator but the contents of the data memory remains							
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)							
opolation	ACC.0 \leftarrow C							
	C ← [m].7							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
RR [m]	Rotate data memory right							
Description	The contents of the specified data memory are rotated 1 bit rig							
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6)							
	[m].7 ← [m].0							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
RRA [m]	Rotate right and place result in the accumulator							
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving							
Operation	the rotated result in the accumulator. The contents of the data							
Operation	ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0							
Affected flag(s)								
3(-)	TC2 TC1 TO PD OV Z AC C							
RRC [m]	Rotate data memory right through carry							
Description	The contents of the specified data memory and the carry fla							
Operation	right. Bit 0 replaces the carry bit; the original carry flag is rota [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)							
operation	[m].1 \leftarrow [m].(+), [m].i.or of the data memory (1–0–0) [m].7 \leftarrow C							
	C ← [m].0							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							



RRCA [m]	Rotate i	right thr	ough ca	arry and	place r	esult in	the acc	umulat	
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replace the carry bit and the original carry flag is rotated into the bit 7 position. The rotated resunstored in the accumulator. The contents of the data memory remain unchanged.								
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0								
Affected flag(s)	0 (- [iii].0							
	TC2	TC1	то	PD	OV	Z	AC	С	
					_	_		√	
SBC A,[m]	Subtrac				•				
Description	The cor tracted					•		•	
Operation	ACC \leftarrow	ACC+[
Affected flag(s)		-	-						
	TC2	TC1	то	PD	OV	Z	AC	С	
	_				\checkmark	\checkmark	\checkmark	\checkmark	
			L.						
SBCM A,[m]	Subtrac				•				
Description	The cor tracted					•		•	
Operation	[m] ← A	CC+[m]+C						
Affected flag(s)									
	тер	TC1	то	PD	OV	Z	10		
	TC2					_	AC	С	
	-		_	_	\checkmark	1	AC √	C √	
SDZ [m]	Skip if c				\checkmark				
SDZ [m] Description	_	lecrements of	ent data the spe ipped. I	memor ecified d	√ y is 0 ata men sult is 0,	√ nory are the foll	√ e decren	√ nented	
	Skip if c The con instructi instructi tion (2 c	lecrements of itents of ion is sk ion exectorycles).	ent data the spe ipped. I cution, is Otherw	memor ecified d f the res s discard ise proc	√ y is 0 ata men sult is 0, ded and ceed wit	√ nory are the foll a dumr	√ e decren owing ir ny cycle	√ nented nstructio	
	Skip if c The con instructi instructi	lecrements of itents of ion is sk ion exectorycles).	ent data the spe ipped. I cution, is Otherw	memor ecified d f the res s discard ise proc	√ y is 0 ata men sult is 0, ded and ceed wit	√ nory are the foll a dumr	√ e decren owing ir ny cycle	√ nented nstructio	
Description	Skip if c The con instructi instructi tion (2 c	lecrements of itents of ion is sk ion exectorycles).	ent data the spe ipped. I cution, is Otherw	memor ecified d f the res s discard ise proc	√ y is 0 ata men sult is 0, ded and ceed wit	√ nory are the foll a dumr	√ e decren owing ir ny cycle	√ nented nstructio	
Description	Skip if c The con instructi instructi tion (2 c	lecrements of itents of ion is sk ion exectorycles).	ent data the spe ipped. I cution, is Otherw	memor ecified d f the res s discard ise proc	√ y is 0 ata men sult is 0, ded and ceed wit	√ nory are the foll a dumr	√ e decren owing ir ny cycle	√ nented nstructio	
Description	Skip if c The con instructi instructi tion (2 c Skip if (lecreme itents of ion is sk ion exec cycles). [m]–1)=	ent data i the spe ipped. I cution, is Otherw 0, [m] <	memor ecified d f the res s discard ise proc – ([m]– ⁻	√ y is 0 ata men sult is 0, ded and ceed wit 1)	√ the foll a dumr h the no	√ e decren owing ir ny cycle ext instr	√ nented nstructio e is repla uction (
Description	Skip if c The con instructi instructi tion (2 c Skip if (lecrementents of ion is sk ion exectory cycles). [m]–1)= TC1	ent data the spe ipped. I cution, is Otherw 0, [m] TO	memor ecified d f the res s discard ise proc – ([m]– ⁻ PD	√ y is 0 ata men sult is 0, ded and ceed wit 1) OV	√ hory are the foll a dumr h the no Z	 √ e decren owing ir ny cycle ext instr AC	√ nented nstruction e is repla uction (C	
Description Operation Affected flag(s)	Skip if c The con instructi instructi tion (2 c Skip if (TC2 —	lecrement ion is sk ion exect cycles). [m]–1)= TC1 	ent data the spe ipped. I cution, is Otherw 0, [m] ← TO a memo	memor ecified d f the res s discard ise proc – ([m]– PD – PD	√ y is 0 ata men sult is 0, ded and æed wit 1) OV place re	√ nory are the foll a dumr h the no Z sult in <i>i</i>	√ e decren owing ir ny cycle ext instr AC 	√ nented hstructio is repla uction (C 	
Description Operation Affected flag(s)	Skip if c The con instructi instructi tion (2 c Skip if (TC2 — Decrem The con instructi	lecrement ion is sk ion exectly cycles). [m]–1)= TC1 TC1 tcnt data	ent data the spe ipped. I cution, is Otherw 0, [m] TO TO a memo the spe ipped. T	memor ecified d f the res s discard ise proc – ([m]– PD – PD – ory and ecified d The resu	√ y is 0 ata men sult is 0, ded and æed wit 1) OV place re ata men ilt is stor	√ hory are the foll a dumr h the no Z sult in <i>i</i> hory are ed in the	√ e decremoving ir ny cycle ext instr AC ACC, ske e decreme e accur	v v v v v v v v v v v v v v	
Description Operation Affected flag(s)	Skip if c The con instructi tion (2 c Skip if (TC2 Decrem The con instructi unchan	lecrement ion is sk ion exectly cycles). [m]–1)= TC1 TC1 ment data	ent data the spe ipped. I cution, is Otherw 0, [m] TO TO a memo the spe ipped. T ne resul	memor ecified d f the res s discard ise proc – ([m]– – PD – PD – ory and ecified d The resu t is 0, th	√ y is 0 ata men sult is 0, ded and æed wit 1) OV place re ata men ult is stor e followi	√ hory are the foll a dumr h the no Z Z sult in A hory are ed in th ng insti	√ e decremoving ir ny cycle ext instr AC ACC, skeedecremee accurrence	v v v v v v v v v v v v v v	
Description Operation Affected flag(s)	Skip if c The con instructi instructi tion (2 c Skip if (TC2 — Decrem The con instructi	lecrement ion is sk ion exect cycles). [m]-1)= TC1 TC1 TC1 ion data	ent data the spe ipped. I sution, is Otherw 0, [m] TO TO a memor the spe ipped. 1 he resul scarded	memor ecified d f the res s discard ise proc – ([m]– PD – PD – ory and ecified d f'he resu t is 0, th I and a c	y is 0 ata men sult is 0, ded and æed wit 1) OV place re ata men ilt is stor e followi dummy	√ hory are the foll a dumr h the no Z sult in <i>I</i> hory are red in th ng instr cycle is	√ e decrem owing ir ny cycle ext instr ACC, skee decrem e accurruction, replace	v v v v v v v v v v v v v v	
Description Operation Affected flag(s)	Skip if c The con instructi tion (2 c Skip if (TC2 Decrem The con instructi unchan executio	lecrement itents of ion is sk ion exect cycles). [m]–1)= TC1 TC1 ment data itents of ion is sk ged. If the on, is dist therwise	ent data the spe ipped. I cution, is Otherw 0, [m] TO TO a memor the spe ipped. T ne resul scarded e proce	memor ecified d f the res s discard ise proc – ([m]– – PD – PD – ory and ecified d The result is 0, th and a d ed with	y is 0 ata men sult is 0, ded and ceed wit 1) OV place re ata men ult is stor e followi dummy the nex	√ hory are the foll a dumr h the no Z sult in <i>I</i> hory are red in th ng instr cycle is	√ e decrem owing ir ny cycle ext instr ACC, skee decrem e accurruction, replace	v v v v v v v v v v v v v v	
Description Operation Affected flag(s) SDZA [m] Description	Skip if c The con instructi instructi tion (2 c Skip if (TC2 Decrem The con instructi unchan executio cles). O	lecrement itents of ion is sk ion exect cycles). [m]–1)= TC1 TC1 ment data itents of ion is sk ged. If the on, is dist therwise	ent data the spe ipped. I cution, is Otherw 0, [m] TO TO a memor the spe ipped. T ne resul scarded e proce	memor ecified d f the res s discard ise proc – ([m]– – PD – PD – ory and ecified d The result is 0, th and a d ed with	y is 0 ata men sult is 0, ded and ceed wit 1) OV place re ata men ult is stor e followi dummy the nex	√ hory are the foll a dumr h the no Z sult in <i>I</i> hory are red in th ng instr cycle is	√ e decrem owing ir ny cycle ext instr ACC, skee decrem e accurruction, replace	v v v v v v v v v v v v v v	
Description Operation Affected flag(s) SDZA [m] Description Operation	Skip if c The con instructi instructi tion (2 c Skip if (TC2 Decrem The con instructi unchan executio cles). O	lecrement itents of ion is sk ion exect cycles). [m]–1)= TC1 TC1 ment data itents of ion is sk ged. If the on, is dist therwise	ent data the spe ipped. I cution, is Otherw 0, [m] TO TO a memor the spe ipped. T ne resul scarded e proce	memor ecified d f the res s discard ise proc – ([m]– – PD – PD – ory and ecified d The result is 0, th and a d ed with	y is 0 ata men sult is 0, ded and ceed wit 1) OV place re ata men ult is stor e followi dummy the nex	√ hory are the foll a dumr h the no Z sult in <i>I</i> hory are red in th ng instr cycle is	√ e decrem owing ir ny cycle ext instr ACC, skee decrem e accurruction, replace	v v v v v v v v v v v v v v	



	Sat data mamany									
SET [m]	Set data memory									
Description	Each bit of the specified data memory is set to 1.									
Operation	[m] ← FFH									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
SET [m]. i	Set bit of data memory									
Description	Bit i of the specified data memory is set to 1.									
Operation	[m].i ← 1									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
SIZ [m]	Skip if increment data memory is 0									
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-									
	lowing instruction, fetched during the current instruction execution, is discarded and a									
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with									
Onemation	the next instruction (1 cycle).									
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
SIZA [m]	Increment data memory and place result in ACC, skip if 0									
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next									
	instruction is skipped and the result is stored in the accumulator. The data memory re-									
	mains unchanged. If the result is 0, the following instruction, fetched during the current in- struction execution, is discarded and a dummy cycle is replaced to get the proper									
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).									
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									
SNZ [m].i	Skip if bit i of the data memory is not 0									
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data									
	memory is not 0, the following instruction, fetched during the current instruction execution,									
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other- wise proceed with the next instruction (1 cycle).									
Operation										
•	Skip if [m].i≠0									
Affected flag(s)										
	TC2 TC1 TO PD OV Z AC C									



SUB A,[m]	Subtract data memory from the accumulator								
Description	The specified data memory is subtracted from the contents of the accumulator, leaving th result in the accumulator.								
Operation	$ACC \leftarrow ACC + [m] + 1$								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SUBM A,[m]	Subtract data memory from the accumulator								
Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the data memory.								
Operation	$[m] \leftarrow ACC+[\overline{m}]+1$								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SUB A,x	Subtract immediate data from the accumulator								
Description	The immediate data specified by the code is subtracted from the contents of the accun tor, leaving the result in the accumulator.								
Operation	$ACC \leftarrow ACC + \overline{x} + 1$								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SWAP [m]	Swap nibbles within the data memory								
Description	The low-order and high-order nibbles of the specified data memory (1 of the data memor ries) are interchanged.								
Operation	[m].3~[m].0 ↔ [m].7~[m].4								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SWAPA [m]	Swap data memory and place result in the accumulator								
	Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memory are interchanged, ing the result to the accumulator. The contents of the data memory remain unchange								
Description	The low-order and high-order nibbles of the specified data memory are interchanged,								
Description Operation	The low-order and high-order nibbles of the specified data memory are interchanged, ing the result to the accumulator. The contents of the data memory remain unchange								
SWAPA [m] Description Operation Affected flag(s)	The low-order and high-order nibbles of the specified data memory are interchanged, ing the result to the accumulator. The contents of the data memory remain unchange ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0								
Description Operation	The low-order and high-order nibbles of the specified data memory are interchanged, ing the result to the accumulator. The contents of the data memory remain unchange ACC.3~ACC.0 \leftarrow [m].7~[m].4								



SZ [m]	Skip if c	lata me	mory is	0				
Description			•		data me			
					on, is di Otherwis			
Operation	Skip if [0 (_ 0)	, 0.00). (o proot		
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_	_	_		_
SZA [m]	Move d	ata mer	nory to	ACC, s	kip if 0			
Description	The cor	ntents of	the spe	ecified d	ata men	nory are	e copied	to the a
		ummy c	ycle is r	eplaced	ched du d to get t cle).	-		
Operation	Skip if [m]=0						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	—			_	_	—		_
SZ [m].i	Skip if b	sit i of th	o data	momon	vic 0			
Description					nory is 0	the fol	lowina ir	nstructi
Description		•			ded and		-	
	tion (2 d	cycles).	Otherw	ise proo	ceed wit	h the n	ext instr	uction
Operation	Skip if [m].i=0						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	—		—		—	—		
TABRDC [m]	Move th	ne ROM	code (current	page) to	TBLH	and dat	a mem
Description				``	rrent pa and the	• /		•
Operation	[m] ← F	ROM co	de (low	byte)				
	TBLH ←	- ROM	code (h	igh byte	e)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
					—			—
TABRDL [m]	Move th	ne ROM	code (l	ast pag	e) to TE	SLH and	l data m	emory
Description					st page) byte tra		-	
Operation	[m] ← F TBLH ←		•	• •	e)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_	_			
	L							




XOR A,[m]	Logical XOR accumulator with data memory
Description	Data in the accumulator and the indicated data memory per sive_OR operation and the result is stored in the accumulator
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
XORM A,[m]	Logical XOR data memory with the accumulator
Description	Data in the indicated data memory and the accumulator per sive_OR operation. The result is stored in the data memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
XOR A,x	Logical XOR immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bitwi eration. The result is stored in the accumulator. The 0 flag is
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



Package Information


48-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil								
Symbol	Min.	Nom.	Max.						
A	395	—	420						
В	291	_	299						
С	8		12						
C'	613	_	637						
D	85		99						
E	_	25	—						
F	4	_	10						
G	25		35						
Н	4	—	12						
α	0°		8°						



64-pin QFP (14×20) Outline Dimensions




Symbol	Dimensions in mm							
Symbol	Min.	Nom.	Max.					
A	18.80	_	19.20					
В	13.90		14.10					
С	24.80	_	25.20					
D	19.90		20.10					
E	_	1	—					
F	—	0.40	—					
G	2.50		3.10					
н	_	_	3.40					
1	_	0.10	—					
J	1.15	_	1.45					
к	0.10	_	0.20					
α	0°	_	7 °					



Product Tape and Reel Specifications

Reel Dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
с	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
w	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.